



# Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Features**


- Converts low-swing AC coupled differential input to HDMI rev 1.3 compliant open-drain current steering Rx terminated differential output
- HDMI level shifting operation up to 2.5Gbps per lane (250MHz pixel clock)
- Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- Enable/Disable feature to turn off TMDS outputs to enter low-power state.
- Output slew rate control on TMDS outputs to minimize FMI
- Transparent operation: no re-timing or configuration required.
- 3.3 Power supply required.
- Integrated ESD protection to 2kV Human Body on all I/O pins
- DDC level shifters
- Inverting level shifter for HPD signal from HDMI/DVI connector
- Integrated pull-down on HPD\_sink input guarantees "input low" when no display is plugged in

#### **Description**

Pericom Semiconductor's PI3VDP411LST provides the ability to use a Dual-mode Display Port transmitter in HDMI mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP411LST converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This converstion is automatic and transparent to the user.

The PI3VDP411LST supports up to 2.5Gbps, which provides 12-bits of color depth per channel, as indicated in HDMI rev 1.3.


### **Pin Configuration**



07-0191 1 PS8906A 08/28/07



### **Block Diagram**





**Table 1: Package Pinout** 

1 GND 2 VCC3V 3 OC_0 4 OC_1 5 GND 6 OC_2(REXT) 7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1- 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	Table 1: Fackage Finout						
2 VCC3V 3 OC_0 4 OC_1 5 GND 6 OC_2(REXT) 7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	Pin Number	Pin Name					
3 OC_0 4 OC_1 5 GND 6 OC_2(REXT) 7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
4 OC_1 5 GND 6 OC_2(REXT) 7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 40 VCC3V 41 IN_D2-							
5         GND           6         OC_2(REXT)           7         HPD_SOURCE#           8         SDA_SOURCE           9         SCL_SOURCE           10         OC_3           11         VCC3V           12         GND           13         OUT_D4+           14         OUT_D4-           15         VCC3V           16         OUT_D3+           17         OUT_D3-           18         GND           19         OUT_D2+           20         OUT_D2+           20         OUT_D2-           21         VCC3V           22         OUT_D1-           24         GND           25         OE#           26         VCC3V           27         GND           28         SCL_SINK           29         SDA_SINK           30         HPD_SINK           31         GND           32         DDC_EN           33         VCC3V           34         EQ_0           35         EQ_1           36         GND           37							
6 OC_2(REXT) 7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
7 HPD_SOURCE# 8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3- 17 OUT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
8 SDA_SOURCE 9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
9 SCL_SOURCE 10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 11 VCC3V 12 OUT_D1- 13 GND 14 OUT_D1- 15 OUT_D1- 16 OUT_D2- 17 OUT_D1- 18 OUT_D1- 1		HPD_SOURCE#					
10 OC_3 11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2- 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-		SDA_SOURCE					
11 VCC3V 12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
12 GND 13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
13 OUT_D4+ 14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-		VCC3V					
14 OUT_D4- 15 VCC3V 16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	12						
15							
16 OUIT_D3+ 17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	14	OUT_D4-					
17 OUT_D3- 18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-							
18 GND 19 OUT_D2+ 20 OUT_D2- 21 VCC3V 22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	16	OUIT_D3+					
19 OUT_D2+ 20 OUT_D2- 21 VCC3V  22 OUT_D1+ 23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	17	OUT_D3-					
20 OUT_D2- 21 VCC3V  22 OUT_D1+ 23 OUT_D1- 24 GND  25 OE# 26 VCC3V  27 GND  28 SCL_SINK  29 SDA_SINK  30 HPD_SINK  31 GND  32 DDC_EN  33 VCC3V  34 EQ_0  35 EQ_1  36 GND  37 GND  38 IN_D1- 39 IN_D1+ 40 VCC3V  41 IN_D2-	18						
21	19	OUT_D2+					
22       OUT_D1+         23       OUT_D1-         24       GND         25       OE#         26       VCC3V         27       GND         28       SCL_SINK         29       SDA_SINK         30       HPD_SINK         31       GND         32       DDC_EN         33       VCC3V         34       EQ_0         35       EQ_1         36       GND         37       GND         38       IN_D1-         39       IN_D1+         40       VCC3V         41       IN_D2-	20	OUT_D2-					
23 OUT_D1- 24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	21	VCC3V					
24 GND 25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	22	OUT_D1+					
25 OE# 26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	23	OUT_D1-					
26 VCC3V 27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	24	GND					
27 GND 28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	25						
28 SCL_SINK 29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	26	VCC3V					
29 SDA_SINK 30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	27	GND					
30 HPD_SINK 31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	28	SCL SINK					
31 GND 32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	29	SDA SINK					
32 DDC_EN 33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	30	HPD_SINK					
33 VCC3V 34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	31	GND					
34 EQ_0 35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	32	DDC_EN					
35 EQ_1 36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	33	VCC3V					
36 GND 37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	34	EQ_0					
37 GND 38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	35	EQ_1					
38 IN_D1- 39 IN_D1+ 40 VCC3V 41 IN_D2-	36	GND					
39 IN_D1+ 40 VCC3V 41 IN_D2-	37	GND					
40 VCC3V 41 IN_D2-	38	IN_D1-					
41 IN_D2-	39	IN_D1+					
_	40	VCC3V					
42 INI D2 :	41	_					
42   IN_D2+	42	IN_D2+					

Pin Number	Pin Name
43	GND
44	IN_D3-
45	IN_D3+
46	VCC3V
47	IN_D4-
48	IN_D4+

07-0191 PS8906A 08/28/07 3



**Maximum Ratings** (Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential0.5V to +5V
DC Input Voltage–0.5V to V <sub>DD</sub>
DC Output Current120mA
Power Dissipation1.0W

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 2: Signal Descriptions** 

Pin Name	Туре	Description			
OE#	5.5V tolerant low-voltage	Enable for level shifter path			
	single-ended input	OE# IN_D Termination OUT_D Outputs			
		1 $>100$ KΩ High-Z			
		$0$ 50 $\Omega$ Active			
IN_D4+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D4+ makes a differential pair with IN_D4			
IN_D4-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D4- makes a differential pair with IN_D4+.			
IN_D3+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3+ makes a differential pair with IN_D3			
IN_D3-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3- makes a differential pair with IN_D3+.			
IN_D2+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2			
IN_D2-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN D2– makes a differential pair with IN D2+.			
IN_D1+	Differential input	Low-swing diff input from GMCH PCIE outputs.  IN_D1+ makes a differential pair with IN_D1			
IN_D1-	Differential input	Low-swing diff input from GMCH PCIE outputs.  IN D1– makes a differential pair with IN D1+.			
OUT_D4+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4			
OUT_D4-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4— makes a differential output signal with OUT_D4+.			
OUT_D3+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3			
OUT_D3-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3-makes a differential output signal with OUT_D3+.			

07-0191 4 PS8906A 08/28/07



Pin Name	Туре	Description			
OUT_D2+	TMDS Differential output	HDMI 1.3 compliant TMD a differential output signal	S output. OUT_D2+ makes with OUT_D2		
OUT_D2-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+.			
OUT_D1+	TMDS Differential output	HDMI 1.3 compliant TMD a differential output signal	S output. OUT_D1+ makes with OUT_D1		
OUT_D1-	TMDS Differential output	HDMI 1.3 compliant TMD a differential output signal	S output. OUT_D1- makes with OUT_D1+.		
HPD_SINK	5V tolerance single-ended input		s pulled down by an		
HPD_SOURCE#	1V buffer	Inverted buffer from 0V to 5V input signal. If input is LOGIC HIGH, then output will be LOGIC LOW, with VOL max of 0.1V max. If input is LOGIC LOW, then output will be LOGIC LOW, with Voh of 0.8V min.			
SCL_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SCL_SINK through voltage-limiting intergrated NMOS passgate.			
SDA_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage-limiting intergrated NMOS passgate.			
SCL_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Clock I/O. Pulled up by external termination to 5V. Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate.			
SDA_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Data I/O. Pulled to 5V. Connected to SDA_limiting integrated NMOS	up by external termination SOURCE through voltage-		
DDC_EN	5.0V tolerant Single-ended input				
		DDC_EN	Passgate		
		0V	Disabled		
		3.3V	Enabled		
VCC3V	3.3V DC Supply	$3.3V \pm 10\%$			
OC_2 (1) (REXT)	3.3V single-ended control input	_	OC_1 (REXT) pin are: Re-3.3V; NC. (Resistor should		

### Note:

1) internal 100Kohm pull-up



Pin Name	Туре	Description
$OC_3^{(1)}$	Analog connection to external	Acceptable connections to OC_3 pin are: short to
	component or supply	3.3V or to GND; NC.
$OC_0^{(1)}$	Output and Input jitter elimina-	Control pins are to enable Jitter elimination features.
$OC_1^{(1)}$	tion control	For normal operation these pins are tied GND or to
$EQ_0^{(1)}$		VCC3V. Please see the truth tables for more informa-
OC_0 <sup>(1)</sup> OC_1 <sup>(1)</sup> EQ_0 <sup>(1)</sup> EQ_1 <sup>(1)</sup>		tion.

#### **Notes:**

1) internal 100Kohm pull-up

### **Truth Table 1**

OC_2	OC_1	OC_0	Vswing	Pre/De-
			(mV)	emphasis
0	0	0	500	0
0	0	1	600	0
0	1	0	750	0
0	1	1	1000	0
1	0	0	500	0
1	0	1	500	1.5dB
1	1	0	500	3.5dB
1	1	1	500	6dB
0	0	0	400	0
0	0	1	400	3.5dB
0	1	0	400	6dB
0	1	1	400	9dB
1	0	0	1000	0
1	0	1	1000	-3.5dB
1	1	0	1000	-6dB
1	1	1	1000	-9dB
	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1	0     0       0     0       0     1       0     1       1     0       1     1       1     1       0     0       0     0       0     1       1     0       1     0       1     0       1     0       1     1       1     1       1     1       1     1       1     1	0       0       0         0       0       1         0       1       0         0       1       1         1       0       0         1       1       0         1       1       1         0       0       0         0       0       0         0       1       0         0       1       1         1       0       0         1       0       0         1       0       1         1       0       1         1       0       1         1       0       1         1       0       1         1       0       1         1       0       1         1       0       1         1       0       1         1       0       0         1       0       0         1       0       0         1       0       0         1       0       0         1       0       0         1       0       0	(mV)           0         0         0         500           0         0         1         600           0         1         0         750           0         1         1         1000           1         0         0         500           1         1         0         500           1         1         1         500           0         0         0         400           0         0         400         400           0         1         0         400           0         1         1         400           1         0         1000         1000           1         0         1000         1000           1         0         1000         1000

# **Truth Table 2**

EQ_0	EQ_1	Equalization (dB)
0	0	3
0	1	7.2
1	0	10
1	1	12



# **Electrical Characteristics**

# **Table 3: Power Supplies and Temperature Range**

Symbol	Parameter	Min	Nom	Max	Units	Comments
VCC3V	3.3V Power Supply	3.0	3.3	3.6	V	
ICC	Max Current			100	mA	Total current from VCC 3.3V supply when de-emphasis/ pre-emphasis is set to 0dB.
TCASE	Case temperature range for operation with spec.	-10		50	Celcius	

# **Table 4: OE Description**

OE#	Device State	Comments
Asserted (low voltage)	Differential input buffers and output buffers enabled. Input impedance = $50\Omega$	Normal functioning state for IN_D to OUT_D level shifting function.
Unasserted (high voltage)	Low-power state.  Differential input buffers and termination are disabled. Differential inputs are in a high-impedance state.	Intended for lowest power condition when:  • No display is plugged in or • The level shifted data path is disabled
	OUT_D level-shifting outputs are disabled. OUT_D level-shifting outputs are in high-impedence state. Internal bias currents are turned off.	HPD_SINK input and HPD_SOURCE output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE#

07-0191 7 PS8906A 08/28/07



### Table 5: Differential Input Characteristics for IN\_D and RX\_IN signals

Symbol	Parameter Parameter	Min	Nom		Units	Comments
Tbit	Unit Interval	360	TVOIII	IVIUX	ps	Tbit is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5 Gbps=400ps. 360ps=400ps-10%
V <sub>RX-DIFFp-p</sub>	Differential Input Peak to Peak Voltage	0.175		1.200	V	VRX-DIFFp-p=2' VRX-D+ x VRX-D-  Applies to IN_D and RX_IN signals
T <sub>RX-EYE</sub>	Minimum Eye Width at IN_D input pair	0.8			Tbit	The level shifter may add a maximum of 0.02UI jitter
V <sub>CM</sub> -AC-pp	AC Peak Common Mode Input Voltage			100	mV	VCM-AC-pp =  VRX-D+ + VRX-D- /2 - VRX-CM-DC. VRX-CM-DC = DC(avg) of VRX-D+ + VRX-D- /2 VCM-AC-pp includes all frequencies above 30 kHz.
Z <sub>RX-DC</sub>		40	50	60	Ω	Required IN_D+ as well as IN_D- DC impedance $(50\Omega \pm 20\% \text{ tolerance})$ .
V <sub>RX-Bias</sub>		0		2.0	V	Intended to limit power-up stress on chipset's PCIE output buffers.
Z <sub>RX-HIGH-Z</sub>		100			kΩ	Differential inputs must be in a high impedance state when OE# is HIGH.

07-0191 8 PS8906A 08/28/07



### **TMDS Outputs**

The level shifter's TMDS outputs are required to meet HMDI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

Table 6: Differential Output Characteristics for TMDS\_OUT signals

Symbol	Parameter	Min	Nom	Max	Units	Comments
$V_{ m H}$	Single-ended high level output voltage	AVCC-10mV	AVCC	AVCC+10mV	V	AVCC is the DC termination voltage in the HDMI or DVI Sink. AVCC is nominally 3.3V
$V_{\rm L}$	Single-ended low level output voltage	AVCC-600mV	AVCC-500mV	AVCC-400mV	V	The open-drain output pulls down from AVcc.
V <sub>SWING</sub>	Single-ended output swing voltage	450mV	500mV	600mV	V	Swing down from TMDS termination voltage (3.3V ± 10%)
$I_{OFF}$	Single-ended current in high-Z state			10	μA	Measured with TMDS outputs pulled up to AVCC Max (3.6V)through 50Ω resistors.
$T_R$	Rise time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
$T_{\mathrm{F}}$	Fall time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
T <sub>SKEW-INTRA</sub>	Intra-pair differential skew			30	ps	This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.3 source allowable intra-pair skew is 0.15Tbit.
T <sub>SKEW-INTER</sub>	Inter-pair lane- to-lane output skew			100	ps	This lane-to-lane skew budget is in addition to skew between differential input pairs
$T_{ m JIT}$	Jitter added to TMDS signals			25	ps	Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gb/s

07-0191 9 PS8906A 08/28/07



# **Table 8: HPD Input Characteristics**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH-HPD</sub>	Input High Level	2.0	5.0	5.3	V	Low-speed input changes state on cable plug/unplug
V <sub>IL-HPD</sub>	HPD_sink Input Low Level	0		0.8	V	
I <sub>IN-HPD</sub>	HPD_sink Input Leakage Current			70	μΑ	Measured with HPD_sink at V <sub>IH-HPD</sub> max and V <sub>IL-HPD</sub> min
V <sub>OH-HPDB</sub>	HPD_Source# Output High-Lev- el, I <sub>OH</sub> = -20mA	0.8		1.1	V	$V_{CC} = 3.3V \pm 10\%$
V <sub>OL-HPDB</sub>	HPD_Source# Output Low-Lev- el, I <sub>OL</sub> = 1mA	0		0.1	V	
T <sub>HPD</sub>	HPD_Source# to HPD_source pro- pogation delay			200	ns	Time from HPD_sink changing state to HPD_source# changing state. Includes HPD_source rise/fall time
T <sub>RF-HPDB</sub>	HPD_Source# rise/fall time	1		20	ns	Time required to transition from $V_{OH-HPD}$ to $V_{OL-HPD}$ or from $V_{OL-HPD}$ to $V_{OH-HPD}$

Table 9:  $\overline{OE}$  Input and DDC EN


Symbo	l Parameter	Min	Nom	Max	Units		Com	ments	
$V_{\mathrm{IH}}$	Input High Level	2.0		VCC3V	V	TMDS en	-		es state
$V_{\rm IL}$	Input Low Level	0		0.8	V				
$I_{IN}$	Input Leakage Current		10 μA Measured with inpurmax and V <sub>IL-EN</sub> mir		_				
DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)									
I <sub>lkg</sub>	Input leakage current		V <sub>I</sub> = 0.1V DDC port	CC to 0.9VC	C to isolated	d	0.1	2	μΑ
C <sub>IO</sub>	Input/output capacitance		$V_I = 0V$				7.5		pF
R <sub>ON</sub>	Switch resistance		$I_{\rm O} = 3  \rm mA$	$V_{O} = 0.4V$			25	50	ohm
V <sub>PASS</sub>	Switch output voltage		$V_I = 3.3V$	$I_{\rm I} = 100 \mu A$		1.5 <sup>(2)</sup>	2.0	$2.5^{(3)}$	V
Status Pins (HPD)									
V <sub>OH(TTL)</sub>	TTL High-level output voltage		$I_{OH} = -8n$	nA		2.4			V
V <sub>OL(TTL)</sub>	TTL Low-level output voltage		$I_{OH} = 8mA$					0.4	V



**Table 10: Termination Resistors** 

Symbol	Parameter	Min	Nom	Max	Units	Comments
R <sub>HPD</sub>	HPD_sink input pulldown resistor.	80K	100k	120K	Ω	Guarantees HPD_sink is LOW when no display is plugged in.

### Packaging Mechanical: 48-Pin, TQFN (ZD)



### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3VDP411LSTZDE	ZD	48-pin Pb-free & Green, TQFN

#### **Notes:**

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com